Abstract. In accordance with the problem that the traditional experiment board of computer composition principle can only be used for functional realization and verification, which cannot satisfy the students' design and innovation, this paper proposes an improved experiment board method of computer composition principle. This method has used the complex programmable logic device (CPLD) chip to replace the original discrete small-scale integration chip; the Quartus II is used to complete the circuit description by drawing schematic diagram; in the meantime, the control signal board and the data path board are integrated, which form a complete computer system with the microprogrammed board, which can be used in the experiment teaching. The experimental test results show that the new experiment board based on CPLD has stable and reliable operation, which can realize functions consistent with the original experiment instrument, and it can be used as the EDA experiment board.
Introduction
During the course experiment of computer composition principle, the CPU designed by students has become an important experiment content. The traditional method uses the experiment instrument of computer composition principle, which has made various components of CPU, and the students only need to follow corresponding procedure to verify the experiment of various components in accordance with the preset data format and instruction system. The shortage of this method is that it is difficult for the students to break through restriction of hardware within the experimental box. Furthermore, because the discrete small-scale integration chip is used, the traditional design does not only waste time, but also requires a lot of instrument, and it cannot reconstruct the logic functions, which can no longer satisfy the requirement to design modern electronic system [1] . In order to address this problem, this paper has applied the CPLD chip technology [2] into the experiment instrument of computer composition principle, and uses Quartus II to write the source program and complete the circuit description. The CPLD chip is a digital integrated circuit that can construct the logical function in accordance with the user's requirement, which can conduct repeated programming through repeat programming, so that the functions of hardware within the system can be programmed like the software. In the meantime, Quartus II also has all the features of digital logic design, so Quartus II can be used to design the source program corresponding to the discrete small-scale integration chip in the traditional experiment instrument of computer composition principle. Then, CPLD is used to replace the IC chip in experiment instrument, which can realize the design of experiment board of computer composition principle based on CPLD. Therefore, we can see that this method can not only improve the independent design space of students who participate into the experiment, but also strengthen the functions of experiment system and reduce the experiment cost, so that the experiment can have strong flexibility and adaptability.
Overall Framework
The traditional experiment instrument of computer composition principle consists of three printed circuit boards, which are Board A (control signal board), Board B (data path board) and Board C (microprogrammed board) respectively Error! Reference source not found.. In this design, the discrete small-scale integration chips on Board A and Board B are replaced by CPLD on the condition of keeping the I/O equipment used in traditional design, and Board A and Board B are integrated on one circuit board. After integrating Board A and Board B, the part of hardware design mainly includes four modules: the power module, the CPLD module, the static random access memory (SRAM) module and the interface module. The power module is used to convert the external +5V voltage into specific working voltage, so that the whole experiment board can operate normally. The CPLD module has integrated most logic circuits on Board A and Board B, which can ensure realizing the function of corresponding logic circuit. The program counter (PC) and address register (AR) in the CPLD and SRAM modules form the memory required by the experiment. The interface module is used to realize communication with Board C, for the convenience to test the whole machine. The overall framework of experiment board of computer composition principle based on CPLD is shown in Fig.1 . 
Hardware Realization
The hardware part of experiment board of computer composition principle based on CPLD mainly consists of four parts: the CPLD module, the SRAM module, the power module and the interface module.
CPLD module
Considering the original experiment box still needs to be used, during the design of integrated board, efforts should be made to ensure the design of its board size, interface and via holes used to fixate the circuit board should be exactly same as the design of original circuit board. In order to realize neat design and layout of circuit board, the double-CPLD design is used on this board. Two CPLD chips (CPLD-1 and CPLD-2) are used to realize corresponding circuit, and each CPLD chip has reasonably distributed functions and signal routing in accordance with the principle of circuit function classification Error! Reference source not found..
SRAM module
Two M2114 chips form 256×8 bits SRAM through bit extension Error! Reference source not found.. As shown in Fig.2 , M2114 is a 1K×4 bits static MOS memory chip, which has 10-bit address line, 4-bit data line, one read-write control terminal and one CS (chip selection) control terminal. When the CS control terminal is of low level, this chip will be selected, and at this moment, if the read-write control terminal is of low level, the write operation will be executed; otherwise, the read operation will be executed. The address inputs A9 and A8 of two M2114 chips are both grounded, and in other words, in the circuit, only the 25 memory cells at the low address location of memory will be used. The address input of M2114 is connected to output of 8-bit AR. Figure 2 . M2114 module.
Power module
The +3.3V DC power used for the operation of CPLD chip is provided by the power module through the LDO voltage stabilizing circuit, in which, the AMS1117-3.3V chip is used to convert the voltage from 5V to 3.3V [7, 8] , and see Fig.3 for the schematic diagram of this part. AMS1117 is a positive low dropout regulator, as well as a low-dropout voltage adjuster, and its internal integrated overheating protection and current-limiting circuit and the chip overheating shutdown circuit can provide overload and overheating protection, which can prevent overly high junction temperature caused by the environment temperature. In the power circuit, the role of D2 is to prevent reversal connection of power; the 10μF input capacitance C3 can effectively prevent high transient voltage at the input. The output capacitance C6 should be properly chosen, and if the capacitance is too high, it will not damage the device, but also cause instability in the feedback loop, which will cause output oscillation. 
Interface module
After integration, Boards A and B need to conduct interactive communication with Board C in the experiment instrument of computer composition principle, and transmit corresponding instruction. During the instruction design, although each microinstruction has a word length of 32 bits, in the coding of this 32-bit instruction, the direct expression is combined with direct coding of field, and in order to prevent repeated coding of data path board, the instruction after coding on microprogrammed control board is directly transmitted to the data path board. Therefore, during the design, it requires the 64P interface male receptacle to satisfy the communication requirement between two boards. When setting the pin signal, it should strictly correspond to the interface signal of data path board.
Software Program Design
Quartus II is the comprehensive PLD/FPGA development integration environment provided by Altera Company, which provides a design environment irrelevant to the structure, so that the designer can conveniently conduct design input, fast processing and programming, and it design tool completely supports multiple design input forms, such as the schematic diagram, VHDL, VerilogHDL and AHDL Error! Reference source not found.. This design has mainly used the two functions of Quartus II's schematic diagram drawing and source program downloading to complete the software program design of CPLD modules, of which, the program in CPLD-1 is used to realize the function of controller and arithmetic unit, and program in CPLD-2 is used to realize the function of memory and sequential circuit.
CPLD-1 Program Design
The controller in CPLD-1 is mainly used to read the instruction code from the memory, then to further translate and identify this instruction code, and to arrange the operation sequence; then, a series of microoperation control instructions required for execution of this instruction will be sent Error! Reference source not found.. Its core component-the instruction decoder consists of one 3-8 decoder 74LS138 chip and one 2-4 decoder 74LS139 chip, and the sequential circuit and PC on CPLD-2 provide clock and specify the memory address respectively. The arithmetic unit mainly consists of the multi-functional operation unit ALU, general purpose register and data latch. The core unit ALU consists of two 74LS181 chips, the selection and control terminals of operating method co-decide which operation is completed by ALU, and the two chips are connected in serial mode, which form an 8-bit ALU with parallel-serial operating mode. The general purpose register consists of 3 8-bit general purpose shift registers 74LS299, which can be used both as the source operand register and destination operand register. The data latches DR1 and DR2 at the two input terminals of ALU circuit are two 8D trigger 74LS273, which are used to temporarily store data from the register, ALU and memory. When the three-state gate is input, the register and latch will begin to receive data from the input device. In the meantime, the input device also controls which arithmetical operation is executed by ALU, and the computation result will be sent to the register through the data bus, which will also show on the output device. The program chart of controller and arithmetic unit on CPLD-1 is as shown in Fig.4 . 
CPLD-2 Program Design
On CPLD-2, the memory component includes "soft" hardware such as the PC and AR, which form the memory for a whole set of computer experiment system with the SRAM module. The PC consists of two 4-bit synchronous counters 74LS161, and its output is sent to the data bus through the three-state gate. The AR also consists of two 4-bit synchronous counters 74LS161, and its output is sent to I/O of M2114 through the three-state buffer. The program chart of memory is as shown in Fig.4 . During the sequential circuit design, one 4D trigger 74LS175 and one 2D trigger 74LS74 form the cyclic shift generator; uncontrolled sequence signal is generated through decoding logic, and the sequence signal generates controlled beat pulse signal required by the operation of whole machine through the operating mode trigger CR and related logic control on the start and stop logic circuit. In the circuit, the required main pulse signal is provided by the inverter and simple oscillator formed by RC circuit. The operating mode of sequential circuit is co-controlled by various input devices, such as the single control switch KDP, start keys KQD and DZ and the TJ jumper position, and its program chart is as shown in Fig.5 . 
Conclusions
With the rapid development of computer and large-scale integrated circuit manufacturing technology, significant change has happened to the modern electronic system design technology, and the current experiment reform direction of computer composition principle is to use CPLD to replace the discrete small-scale integrated circuit. This design has improved the traditional experiment board of computer composition principle: the experiment and test results show that in this design, the integrated board based on the CPLD control signal and data path has stable and reliable operation, which has consistent functions with the original experiment board built with discrete components; the latest technology is used to improve the performance of experiment board, which can also reduce the energy consumption and improve the cost performance; the newly designed experiment board can also be used as the CPLD experiment board to conduct related EDA experiment, and the students can freely conduct innovative design.
